



GAV

PTO/SB/21 (03-03)

Approved for use through 04/30/2003. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

| | | |
|---|------------------------|------------------|
| TRANSMITTAL FORM (to be used for all correspondence after initial filing) | Application Number | 10/624,628 |
| | Filing Date | July 21, 2003 |
| | First Named Inventor | Luan C. Tran |
| | Art Unit | 2812 |
| | Examiner Name | Jennifer Kennedy |
| Total Number of Pages in This Submission | Attorney Docket Number | MI22-2356 |

| ENCLOSURES (Check all that apply) | | |
|--|---|---|
| <input type="checkbox"/> Fee Transmittal Form | <input type="checkbox"/> Drawing(s) | <input type="checkbox"/> After Allowance Communication to a Technology Center (TC) |
| <input type="checkbox"/> Fee Attached | <input type="checkbox"/> Licensing-related Papers | <input type="checkbox"/> Appeal Communication to Board of Appeals and Interferences |
| <input type="checkbox"/> Amendment/Reply | <input type="checkbox"/> Petition | <input type="checkbox"/> Appeal Communication to TC (Appeal Notice, Brief, Reply Brief) |
| <input type="checkbox"/> After Final | <input type="checkbox"/> Petition to Convert to a Provisional Application | <input type="checkbox"/> Proprietary Information |
| <input type="checkbox"/> Affidavits/declaration(s) | <input type="checkbox"/> Power of Attorney, Revocation Change of Correspondence Address | <input type="checkbox"/> Status Letter |
| <input type="checkbox"/> Extension of Time Request | <input type="checkbox"/> Terminal Disclaimer | <input checked="" type="checkbox"/> Other Enclosure(s) (please identify below): |
| <input type="checkbox"/> Express Abandonment Request | <input type="checkbox"/> Request for Refund | return receipt postcard; |
| <input checked="" type="checkbox"/> Information Disclosure Statement | <input type="checkbox"/> CD, Number of CD(s) _____ | |
| <input type="checkbox"/> Certified Copy of Priority Document(s) | Remarks | |
| <input type="checkbox"/> Response to Missing Parts/Incomplete Application | | |
| <input type="checkbox"/> Response to Missing Parts under 37 CFR 1.52 or 1.53 | | |
| SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT | | |
| Firm or Individual | Jennifer J. Taylor, Ph.D.; Reg. No. 48,711; Wells St. John P.S. | |
| Signature | <i>Jennifer J. Taylor</i> | |
| Date | <i>November 11, 2003</i> | |

| CERTIFICATE OF TRANSMISSION/MAILING | | |
|--|--|------|
| I hereby certify that this correspondence is being facsimile transmitted to the USPTO or deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, Washington, DC 20231 on this date: _____ | | |
| Typed or printed | | |
| Signature | | Date |

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Washington, DC 20231.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

EL979949893



THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No. 10/624,628
Filing Date July 21, 2003
Inventor Luan C. Tran
Assignee Micron Technology, Inc.
Group Art Unit 2812
priority Examiner Kennedy, Jennifer J.
Attorney's Docket No. MI22-2356
Title: Methods of Forming Semiconductor Constructions

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

References –See Attached Form PTO-1449

The attached form PTO-1449 is submitted in compliance with 37 CFR § 1.56. Copies of the cited art are included with the exception of U.S. patents and published U.S. applications (Official Gazette Notice: 05 August 2003). No admission is made regarding whether all the submitted references are prior art.

This Supplemental Information Disclosure Statement is being filed within three months of the filing date of the application or before the mailing date of a first Office Action, whichever occurs last. Therefore, no fee is believed to be required. However, in the event that a fee is required for filing this Supplemental Information Disclosure Statement, please charge the fee specified under 37 C.F.R. § 1.17(p) to Deposit Account No. 23-0925.


Respectfully submitted,


Dated:


November 11, 2003

By:

Jennifer J. Taylor
Jennifer J. Taylor, Ph.D.
Reg. No. 48,711

| | | | | | | | |
|---|----|--|--|-------------------------------|-----------|--------------------------|-------------------------------|
| Form PTO-1400  | | U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE | | ATTY. DOCKET NO. MI22-2356 | | SERIAL NO. 10/624,628 | |
| PART CITED BY APPLICANT (See several sheets if necessary) | | | | APPLICANT Luan C. Tran | | | |
| FILING DATE July 21, 2003 | | | | GROUP 2812 | | | |
| U.S. PATENT DOCUMENTS | | | | | | | |
| *Examiner Initial | AA | Document Number | Date | Name | Class | Subclass | Filing Date If Appropriate |
| | | 6,144,079 A | 11-2000 | Shirahata et al. | | | |
| | | 6,033,952 | 03-2000 | Yasumura, et al. | | | |
| | | 6,124,168 | 09-2000 | Ong | | | |
| | | 5,688,705 | 11-1997 | Bergemont | | | |
| | | 5,866,448 | 02-1999 | Pradeep et al. | | | |
| | | 5,858,847 | 01-1999 | Zhou et al. | | | |
| | | 6,380,598 | 04-2002 | Chan | | | |
| | | 6,060,364 | 05-2000 | Maszara et al. | | | |
| | | 6,194,276 B1 | 02-2001 | Chan et al. | | | |
| | | 6,359,319 B1 | 03-2002 | Noda | | | |
| | | 5,164,806 | 11-1992 | Nagatomo et al. | | | |
| | | 4,937,756 | 06-1990 | Hsu et al. | | | |
| FOREIGN PATENT DOCUMENTS | | | | | | | |
| | | Document Number | Date | Country | Class | Subclass | Translation |
| | | | | | | | Yes No |
| | | AM | EP 0718881 | 06/96 | EPO, Chan | | |
| | | AN | | | | | |
| | | AO | | | | | |
| | | AP | | | | | |
| OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.) | | | | | | | |
| | AR | | Watanabe, H. et al., <i>Novel 0.44μm² Ti-Salicide STI Cell Technology for High-Density NOR Flash Memories and High Performance Embedded Application</i> , IEEE 1998, pp. 36.2.1 - 36.2.4. | | | | |
| | AS | | Wolf, S., <i>Silicon Processing for the VLSI Era</i> , Vol. 2, pp. 632-635. | | | | |
| | AT | | MITSUBISHI ELECTRIC WEBSITE: Reprinted from website http://www.mitsubishielectric.com/r_and_d/tech_showcase/ts8.php on 3/29/2001: "8. Production Line Application of a Fine Hole Pattern-Formation Technology for Semiconductors", on 3/29/2001, 4 pgs | | | | |
| EXAMINER | | | | DATE CONSIDERED | | | |
| *EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. | | | | | | | |

| | | | | | | | |
|---|---|--|-------------------|-------------------------------|-------------|-------------------------------|--|
| Form PTO-149  | | U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE | | ATTY. DOCKET NO. MI22-2356 | | SERIAL NO. 10/624,628 | |
| LIST OF ART CITED BY APPLICANT (Use several sheets if necessary) | | | | APPLICANT Luan C. Tran | | FILING DATE July 21, 2003 | |
| | | | | GROUP 2812 | | | |
| U.S. PATENT DOCUMENTS | | | | | | | |
| *Examiner Initial | Document Number | Date | Name | Class | Subclass | Filing Date If Appropriate | |
| AA | 5,930,614 | 07-1999 | Eimori et al. | | | | |
| AB | 5,635,744 | 06-1997 | Hidaka et al. | | | | |
| AC | 6,204,536 | 03-2001 | Maeda et al. | | | | |
| AD | 6,515,899 B1 | 02-2003 | Tu et al. | | | | |
| AE | 4,570,331 | 02-1986 | Eaton, Jr. et al. | | | | |
| AF | 6,429,079 B1 | 08-2002 | Maeda et al. | | | | |
| AG | 6,607,979 B1 | 08-2003 | Kamiyama | | | | |
| AH | 4,686,000 | 08-1987 | Heath | | | | |
| AI | 5,814,875 | 09-1998 | Kumazaki | | | | |
| AJ | 5,654,573 | 08-1997 | Oashi et al. | | | | |
| AK | 6,479,330 B2 | 11-2002 | Iwamatsu et al. | | | | |
| AL | 6,586,803 | 07-2003 | Hidaka et al. | | | | |
| FOREIGN PATENT DOCUMENTS | | | | | | | |
| Document Number | Date | Country | Class | Subclass | Translation | | |
| | | | | | Yes | No | |
| AM | | | | | | | |
| AN | | | | | | | |
| AO | | | | | | | |
| AP | | | | | | | |
| OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.) | | | | | | | |
| AR | CAHNERS SEMICONDUCTOR INTERNATIONAL WEBSITE: Reprinted from http://www.semiconductor.net/semiconductor/issues/1999/sep99/docs/feature1.asp on 3/29/2001: "Resists Join the Sub-λ Revolution", 9 pgs. | | | | | | |
| AS | CAHNERS SEMICONDUCTOR INTERNATIONAL WEBSITE: Reprinted from http://www.semiconductor.net/semiconductor/issues/1999/aug99/docs/lithography.asp on 3/29/2001: "Paths to Smaller Features", 1 pg. | | | | | | |
| AT | Wolf, S., "Silicon Processing for the VLSI Era, Vol. 1: Process Technology," Lattice Press 1986, pp. 434-437. | | | | | | |
| EXAMINER | | | | DATE CONSIDERED | | | |
| *EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. | | | | | | | |

| | | | | | | | | |
|---|-----------------|--|---------|-----------------|-------------------------------|----------------------------|------------------------------|--|
| Form PTO-1449 | |  U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE | | | ATTY. DOCKET NO. MI22-2356 | | SERIAL NO. 10/624,628 | |
| LIST OF ART CITED BY APPLICANT <small>(Indicate on several sheets if necessary)</small> | | | | | APPLICANT Luan C. Tran | | FILING DATE July 21, 2003 | |
| | | | | | GROUP 2812 | | | |
| U.S. PATENT DOCUMENTS | | | | | | | | |
| *Examiner Initial | Document Number | Date | Name | Class | Subclass | Filing Date If Appropriate | | |
| | AA | 6,552,401 B1 | 04-2003 | Dennison | | | | |
| | AB | 6,627,524 B2 | 09-2003 | Scott | | | | |
| | AC | US2002/0182829A1 | 12-2002 | Chen | | | | |
| | AD | US2002/0164846A1 | 11-2002 | Lin et al. | | | Apr. 19, 2002 | |
| | AE | US2003/0071310A1 | 04-2003 | Salling et al. | | | Oct. 11, 2001 | |
| | AF | | | | | | | |
| | AG | | | | | | | |
| | AH | | | | | | | |
| | AI | | | | | | | |
| | AJ | | | | | | | |
| | AK | | | | | | | |
| | AL | | | | | | | |
| FOREIGN PATENT DOCUMENTS | | | | | | | | |
| | Document Number | Date | Country | Class | Subclass | Translation | | |
| | | | | | | Yes | No | |
| | AM | | | | | | | |
| | AN | | | | | | | |
| | AO | | | | | | | |
| | AP | | | | | | | |
| OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.) | | | | | | | | |
| | AR | "Session 18: Integrated Circuits and Manufacturing - DRAM and Embedded DRAM Technology," 2001 IEDM Technical Program, 2001 IEEE International Electron Devices Meeting, Dec. 4, 2001, reprinted 11/15/01 from http://www.his.com/~iedm/techprogram/sessions/s18.html , pp. 1-2. | | | | | | |
| | | | | | | | | |
| | AS | | | | | | | |
| | | | | | | | | |
| | AT | | | | | | | |
| | | | | | | | | |
| EXAMINER | | | | DATE CONSIDERED | | | | |
| *EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. | | | | | | | | |